![[H]ardOCP](/images/blank.gif){kind=small}
- Date:
- Tuesday , May 24, 2005
- Author:
- Morry Teitelman
- Editor:
- Kyle Bennett
- Google +1
BFG BFGRNF4U
The sexily named "BFGRNF4U" is BFG Tech’s introduction to the wonderful world of motherboards. See just how well their non-SLI nForce4 Ultra solution stacks up to the competition.
BIOS (continued)
The Frequency/Voltage Control menu contains options for configuration of most system frequency and voltage settings, as well as a memory setting specific submenu.
The CPU Frequency option controls the based CPU FSB speed, with a maximum setting of 400MHz allowed. Note that this setting also affects the memory and HyperTransport bus speeds as well. The Hammer Fid control option sets the CPU multiplier, with a minimum of 4x and a maximum of 25x supported. The physical CPU speed is determined by combining the CPU Frequency and Hammer Fid control settings. The PCI-Express bus speed is asynchronous to the CPU FSB, and can be set using the PCIE Clock option. The PCIE Clock option allows you to set the PCI-Express bus speed to a maximum of 145MHz.
The DRAM Configuration submenu contains options for setting the base memory speed and all memory timing related settings. With the Timing Mode option set to Manual, all memory related options become user-configurable. The memory speed can be configured through the Memclock index value (Mhz) option. This option configures the memory speed through the use of ratios based on the default 200MHz CPU FSB clock speed, with the speed listed corresponding to the following ratios in the form DDR FSB:CPU FSB: 100MHz is 1:2; 133MHz is 2:3; 166MHz is 5:6; and 200MHz is 1:1.
The following memory timing options are configurable through the DRAM Configuration submenu: CAS latency; active to precharge delay (shown as Min RAS# Active Time(Tras)); RAS to CAS delay; RAS precharge delay (shown as Row precharge delay (Trp)); lower 32-bit IO address (shown as Bottom of 32-bin[31:24] IO); command rate (shown as 1T/2T Memory Timing); read preamble; asynchrous latency; and memory register access and cacheability (shown as MTRR mapping mode). Note that on the numeric based memory timings listed, the lower setting forces more aggressive memory operation.
When the Voltage Fine Tune option within the main Frequency/Voltage Control page is set to Enabled, all board voltage settings become user accessible. The CPU core voltage is controlled through the CPU Voltage Regulator setting, with a maximum of 1.700v allowed. The DIMM Voltage Regulator setting controls the voltage supplied to the DDR modules, with a maximum settable value of 2.9v. The chipset voltage is controlled via the CHIPSET Voltage Regulator option, with a maximum setting of 1.70v.